Phenomena of electromagnetic compatibility (EMC) have to be considered during layout synthesis of printedcircuit boards (PCBs), in order to design failsafe and highperformance systems. In this paper the PCB routingsystem HERO, presented in a previous publication, is extended by a new layer-assignment/net-ordering phase, called midway routing, performed after global and before detailed routing. The new method yields a significantly increased completion rate, improved EMC-behavior, and fewer layer changes (vias) in about half the time of the previous version of HERO.
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In the former version of HERO the layer assignment and the net ordering are done independently by simple heuristics. We found by experimentation, that these two steps were the bottleneck in our design process. Therefore, we replaced the simple heuristics by a sophisticated method called midway routing that is performed between global and detailed routing and integrates layer assignment and net ordering. The main advantages of this new phase are a reduced number of vias, unraveled routes on each layer and, as a consequence, improved EMC-behavior. In addition, the completion rate increases significantly.
In section 2 a short overview of the HERO routing system is given. In section 3 the new concepts for layer assignment and net ordering are presented. Section 4 gives experimental results achieved with the extended HERO system.
Overview of HERO
HERO is divided into global routing, midway-routing, and detailed-routing.
Global routing is done hierarchically, similar to [9] . Details (e.g.,EMC-aspects) can be found in [13] . During global routing, the PCB is divided into blocks. Note that, on PCBs, components (ICs) are placed on the top and bottom sides of the board. Therefore, ICs are no obstacles for routing, and the routing region cannot sensibly be divided into channels. For each net and each level of hierarchy, a global route is determined by using linear programming techniques. This enables the global-routing phase to consider all nets simultaneously and to take complex EMCcriteria into account. The global route for each net is a Steiner tree in the global-routing graph (B'RB) with a node for each block and an edge between adjacent blocks (see figure 1) . The Steiner tree of local nets with all pins in one block is collapsed into a single node representing this block.
A common boundary of two adjacent blocks is called a wall. In our examples, for simplification, we use grid graphs as G R G . All proposed methods, however, can deal with arbitrary slicing structures.
During midway routing, the global routing is refined in two respects. Each net segment (i.e., each Steiner tree edge of every net) is assigned to one of k routing layers and, for the net segments using the same B'RQ-edge e on the same layer e, a total net ordering l e , t is determined. By convention, nets increase from left to right on vertical edges (horizontal walls) and from top to bottom on horizontal edges (vertical walls). Layer assignment and net ordering have to be generated before detailed routing, in order to 0 minimize the number of vias, 0 distribute net segments on layers and walls, such that 0 thereby maximize the completion rate of detailed 0 optimize EMC-behavior. During detailed routing, for each net, an exact route is determined. In the HERO-approach this is done sequentially, i.e., block by block and net by net. For routing a single net inside a block, an extension of maze-running methods to general cost criteria is used [13] . By taking into account the net ordering and layer assignment for the determination of the net routing-order, nets blocking each other can be largely avoided.
blockings and conflicts between nets are reduced, routing,
Layer Assignment and Net Ordering
In this section we first describe the general strategy of the new midway routing. In the following, we use the term topology of a net synonymously with "Steiner tree". Two nets cannot be routed on the same layer, if their Steiner trees cross each other. In this case, we say that the two nets have a topology conflict.
In addition to topological information, a heuristic model of routing-space capacity is used in order to estimate the detailed routability of each layer. This heuristic is based on single-layer routability tests known from chip layout [6] .
We say that a net causes a capacity conflict on layer e, if routing-space capacities will be exceeded in our model, when adding this net to layer e. A set of nets is called embeddable on layer e, if assigning the set to e causes neither topology nor capacity conflicts. Details on topology and capacity conflicts will be described in sections 3.2 and 3.3.
Initially, all layers are empty. The weight of a net reflects
The algorithm proceeds one layer after another. its priority for being embedded on the current layer. The weight is basically proportional to the length of the net. This weight is reduced individually for each layer depending on the amplitude of additional noise effects caused by the resulting vias (see section 3.1). The core of our method is finding maximal weighted embeddable sets of nets and assigning them to the current layer. The algorithm starts with all nets as candidatesfor such a set. It is guaranteed, that each candidate by itself can be assigned to the current layer without causing conflicts. Assigning the whole candidate set is not possible, in general, without causing conflicts. After an embeddable set is selected from the candidate set, this set is assigned to the layer. The remaining nets are considered in one of the subsequent iterations.
The nets, that remain after all k layers have been processed, have to be split, in order to be assigned to a layer without causing conflicts. After splitting a net, its parts are handled as independent nets and may be assigned to different layers, which results in vias.
The following three major steps are iterated, until all nets have been completely assigned to a layer:
1. Select a new current layer and determine a set of candidates (possibly by splitting nets into parts), which have no topology and capacity conflicts with the existing nets on the layer (section 3.4).
.
Determine a maximal weighted embeddable subset from these candidates (section 3.5).
3.
For each GRG-edge, determine a net ordering for the newly assigned nets with respect to the previously assigned nets (section 3.6).
EMC-Aspects
EMC-aspects are integrated into midway routing during step 1 (determining the candidates), by selecting appropriate net weights for the maximum weighted embeddable subset procedure and by net spacing rules in the routing space model.
For each complete net, the sum of the noise voltages caused by all occuring EMC-effects should not exceed a given maximum value, the maximum overall noise level. This value depends on the noise margin of the digital gates of the analyzed net. Therefore we specify an EMC-balance for each net, determining what percentage of the overall noise is allowed for signal reflections, crosstalk and so on. The assignment of portions may vary during the synthesis process (for details see [13] ).
The reflection noise for a complete net n mainly depends on the net length and the number and type of vias. After global routing, the net length and therefore the reflection voltage remaining for vias Un,oias can be estimated.
The estimated additional reflection noise amplitude caused by a via is proportional to the jump in the characteristic impedance of the connected layers [Ill. Usually, wires on different layers have different characteristic impedance and therefore layers are more or less favorable depending on the layers already used by other parts of a.net. For the most favorable layer, the basic weight (proportional to the expected length of the net) is not reduced. For the other layers, the weight is reduced according to the criticality of the resulting estimated noise voltage (relative to
U,,,,,,).
Very short wires (like wires connecting pins of surface mounted devices to vias) cause only negligible reflection noise.
Crosstalk is taken into account via net spacing rules. Each net is assigned a crosstalk-relevant width reflecting the additional space requirements of nets whose estimated noise level approaches or exceeds their noise margin. The crosstalk relevant width is taken into account in the routability tests (see section 3.3).
Topology Conflicts and Orders between Nets
The nets assigned to one layer must not have topology conflicts, i.e. , their Steiner trees must not cross. We distinguish two types of topology conflicts for a pair of nets.
The node conflict occurs if, inside a single block, two nets cross each other (see figure 2(a) and (b)). The other type of conflict, an edge conflict, can occur only if two nets n l and n 2 use the same BRB-edge e . The partial Steiner trees on either side of the edge induce an ordering on the nets using this edge. This one-sided ordering/conflict information is represented by the mapping P,+ : Ne x Ne c--) { < , > , x , z } for the left/top side and analogously by p i , for the rightjbottom side of BRG-edge e. Ne is the set of all nets using edge e. The symbols <, 2, X, f are the representations for one of the following cases:
(e)
1. A topology conflict for nl and n z is detected (X) 2. No topology conflict for n l and nz is detected and (a) an order relation on edge e is induced by the (b) the two nets can be in either ordering (E)
The procedure for computing the mappings and p, is a modification of a procedure for global wire ordering proposed by Groeneveld [3] , which is not described here due to space limitations.
If the partial Steiner trees on either side of the edge induce different orders for n l and n2, we have an edge conflict (see figure 2(c) and (d)).
Figure 2 (e) gives an example. Nets n3 and n 4 have a topology conflict. Let e be the QRB-edge corresponding to wall depicted in bold. If only the upper subtrees above the bold wall are considered, nets n l and nz have to be smaller than (i.e., left of) n3 in order to be routed without crossings and n l , n 2 and n 4 can be routed in either order. The lower subtrees below the bold wall induce that nl has to be routed right of n3. Therefore nets nl and n3 have and edge conflict.
In a last step, the two one-sided mappings are merged into a two-sided mapping ye for edge e according to the definition of <,>, X, G . Note, that ye describes only a partial ordering on the set of candidate nets and previously assigned nets on edge e (only order relations which must hold to avoid topology conflicts are represented).
Capacity Conflicts
For each block, the detailed router uses a k-layer grid graph with unit spacing. For each layer 1, all net segments assigned to l must have vertex-disjoint paths in the corresponding layer of the grid graph. In order to estimate routability for each layer, space capacity aspects have to be considered for each block during layer assignment. The corresponding planar or single-layer routability problem is NP-complete, in general [12] . It can be solved efficiently by observing the wiring capacities along cuts (line segments) connecting the obstacles in the routing region, if rough routes for the nets are given [l] . The rough routes determine how a net navigates around the obstacles (e.g., pins) in the routing region, in contrast to the global routes mentioned in section 2, which determine only the routes on block-level. The flow of a cut C is the number of nets that have to cross C and the capacityof a cut C is the number of nets which can maximally cross C(see figure 3(a) ). C is unsafe, if its flow exceeds its capacity and safe otherwise. Leiserson and Maley [6] test planar routability by check-ing a set of critical cuts. A routing region is routable exactly if all cuts from this set are safe. These methods require a total net ordering and rough routes for each net. In our application, both of these prerequisites are not fulfilled, in general. For a given net n and cut C, it cannot always be deduced from the partial orders on the GRQ-edges whether n has to cross C. Therefore, we use a heuristic to test routability of a block b and layer e. Our heuristic tests cuts for safeness by relating the number of nets that have to cross a specific cut to the capacity of this cut. Possible endpoints for cuts are block-walls, block-corners and pins. The cuts between all pairs of endpoints are tested for safeness, in contrast to Leiserson and Maley [6] , who consider only cuts not intersecting obstacles. Even if a total net ordering on the block boundaries is given, it cannot be decided, in general, whether a net has to cross a cut. For example, in figure 3(b) it cannot be decided whether net n has to cross cut C1 or Cz. However, cut C, has to be crossed by any rough route of n and therefore the flow of C3 is increased by net n. By taking into account cuts like C3 which intersect other obstacles we make sure that each net is considered adequately in the routing-space model. The accuracy of the routing capacity model increases with decreasing number of unordered pairs of nets on the block boundaries. For example, if the nets n and n' are not ordered on the left wall of the block in figure 3(c) , it cannot be decided, whether Cl or CZ is crossed by n , but this decision is possible if n and n' are ordered.
Especially, nets traversing a block (70-90% on the average, depending on block size and instance) are considered sufficiently in our capacity model. To compensate the inexactness of the flow, the capacity of the cuts is reduced. The percentage of the reduction for a cut C is determined by an estimation of the number of nets likely to cross C. Detailed routability cannot be guaranteed in all cases. The results, however, prove that the heuristic is practicable.
A net causes a capacity conflict with respect to the nets already assigned to the layer t, if aciding the net to t produces at least one unsafe cut. The contribution of a net to the flow is not just its width but its crosstalk-relevant width (see section 3.1).
Computing Candidates
Computing a candidate set is the first of the three major steps in the iteration. Nets, which cannot be placed entirely on a layer without conflicts, have to be split into parts which have to be placed on different layers.
The following basic scheme is used in order to select the set of candidates for a layer t: If the net can be embedded in the current layer t entirely without a conflict, it is inserted into the candidate set.
If the net cannot be embedded in t entirely, but it can be embedded entirely in another layer, it is not inserted into the candidate set. If the net cannot be embedded entirely in any layer, a conflict-free Steiner subtree is computed and inserted into the candidate set.
The most critical step, mainly with regard to the total number of vias, is the determination of conflict-free Steiner subtrees (splitting of nets). We use a procedure for finding a maximal Steiner subtree of a net, that uses a given edge e and has no conflicts with the already assigned nets on the current layer t. Executing this procedure for each edge of the Steiner tree, a maximum Steiner subtree using edge e is obtained for each edge. From these Steiner subtrees the most promising one (with regard to the estimated number of vias of the complete net) is selected as a candidate. Note, that this is not always the tree with the maximum number of edges.
If the computed maximal subtree is not embedded into the layer during this iteration, the candidate is deleted, because it is computed specifically for this layer and this iteration. The entire net, from which the candidate was taken, is inserted into the set of remaining nets for the next iteration.
Computing an Embeddable Subset
In general the problem of computing a planar subset, which is a subproblem of computing an embeddable subset, is NP-hard [8] . Some restricted cases, i.e., crossing channels and routing regions with a constant number of obstacles (pins) are solvable in polynomial time [8] . Finding a planar subset of nets on PCBs, however does not match these restricted cases.
In this section, we describe our heuristic for finding maximal weighted embeddable subsets. First the mappings ye are computed, as described in section 3.2. The embeddable subset is constructed sequentially by adding one candidate after another to the current set. Inserting a candidate n is possible if neither topology conflicts with previously added nets nor capacity conflicts arise.
The upper bound for the number of possible combinations of candidates is exponential in the number of candidates. In practice, the number of conflict-free combinations will be much smaller, but it is not possible to test the whole search space in acceptable time, in general.
A first method to reduce complexity is grouping candidates. We group candidates that have almost the same topology (i.e., having a high percentage of common edges) and have mutually no conflicts and no prescribed ordering on any GRG-edge. This yields no asymptotic change in the worst-case runtime, but the practical gain is enormous: Groups with large weights are handled with preference in the heuristic for approximating the maximal weighted embeddable subset. Therefore, the main global routing streams can be transferred to the current layer of the board (see figure 4) .
We use a branch & bound heuristic for approximating the maximal weighted embeddable subsets. The algorithm uses two cutoff parameters d (for depth) and w (for width). During the first d levels the successors of each node in the search tree are restricted to the w legal groups of largest weight. After d levels, the searches are continued in a greedy fashion. Since, during the first few levels, the large The main streams are determined by large groups (with many and long nets) are processed, the number of legal insertions is reduced dramatically after a few levels. The heuristic achieves good results for small values of ?U and d , because all combinations of the large groups are tested.
Net Ordering
In this routine, we decide how each net of the embeddable subset is inserted into the net ordering of previously assigned nets on G'RQ-edges, that is, the total orderings le,! have to be extended to the newly assigned nets. From the set of legal orderings (without topology or capacity conflicts) we prefer an alternative, which most likely enables the detailed routing phase to provide the shortest routes for the nets (see figure 5 ) . As an approximation for the detailed routing of a net we use rubber-band equivalents RBE, such as described in [6] . In the rubber-band equivalent, every route is pulled taught, so as to navigate around the pins in the shortest possible way (see figure 5 ) . For the determination of RBEs block corners and connected pins of those nets using edge e are considered as obstacles. The lengths of RBEs around this restricted set of obstacles are a good measure for the expected routes. Since the total ordering Se,t is given, much information about the rough routes between this restricted set of objects is available, and RBEs can be computed by a simple heuristic, in order to evaluate an ordering alternative. Note, that from the RBEs no general rough routes can be deduced, because the RBEs observe only a small subset of obstacles.
The procedure works Gag-edge by BRG-edge. For each edge, the complete Steiner trees of all nets on l using this edge are considered, so as to avoid taking decisions without taking the interdependence of all affected nets into account.
For each edge the topologies of the nets determine different intervals in which the newly assigned nets can be inserted into the total ordering le,! of previously assigned nets. These intervals are defined by extending le,! to a partial ordering <L,t on the nets previously and newly assigned to layer e on edge e. By inserting the newly assigned nets of edge e into the ordering Se,! one after another, Se,! is turned into a total ordering on the set of previously and newly assigned nets. This is done by evaluating all admissible alternatives (i.e., which are not contrary to SI,!) for the currently considered net and selecting the most promising one, i.e., the alternative with a minimum sum of the euclidean lengths of all RBEs (see figure 5) .
Note, that the ordering for the net is only determined at the currently considered GILG-edge. The ordering at edges, which have not been considered yet, is still open. However, the set of legal orderings is reduced by previous decisions on other edges.
Results
In this section, experimental results of the new midway routing are presented. We compare the routing results of the old (without midway routing) and the new HERO system. Unfortunately no input board-data by commercial routing tools were available to us in a digestable format. In The most remarkable improvements are an increase of completion rate of 4 -5% and a speed-up of 35 -100%. This is a direct consequence of the layer assignment and net ordering, which provide unraveled routes (without topology and capacity conflicts) to the detailed router for each block. The significant speed-up is due to the fact, that the detailed router spends most of the time trying to connect those nets which it ultimately fails to route. Although the completion rate is increased, the number of vias is reduced about 5 -7%.
As described in section 3.1, the reflection noise mainly depends on the net length and the number and type of vias. Wire lengths are nearly the same with and without midway routing and, therefore, not depicted explicitly. For critical nets, whose estimated reflection noise due to net length already exceeds the determined reflection noise in the EMC-balance, additional noise by unfavorable vias should be avoided. Using midway routing, in our examples about 35% -50% of the critical nets can be routed without additional unfavorable vias in contrast to 0% -5% without the usage of midway routing. In table 3 the results with regard to the coupling level are compared. The coupling level is a measure of crosstalk effects between nets (for details, see [13] ). In the columns the numbers of nets are given which do not exceed loo%, 130%, 150% and 200% of the admissible coupling level. A comparison of rows (a) and (b) shows that the new results are only slightly worse. This is considerable becausedue to the increased completion rate-the board is much denser and the new layer assignment tends to route nets of similar topology in parallel. However, the integrated routing-space estimation provides enough routing space for avoiding critical couplings. A comparison of columns (b), (c) and (d) shows, that observing the maximum coupling level is indeed a critical task and that our routing system is able to solve this task.
In the current implementation of the midway router no place for vias is predetermined. This lack of information often yields more than one via to connect two parts of a complete net entering a block on different layers. With via preplacement, which is being implemented currently, a significant increase of the completion rate and decrease of the number of vias and run time is expected.
